


P38270

(3)

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
23 January 2003 (23.01.2003)

PCT

(10) International Publication Number  
**WO 03/007368 A2**

- (51) International Patent Classification<sup>7</sup>: **H01L 21/768**, 21/318
- (74) Agent: DRAKE, Paul, S.; Advanced Micro Devices, Inc., M/S 562, 5204 East Ben White Boulevard, Austin, TX 78741 (US).
- (21) International Application Number: **PCT/US02/21262**
- (22) International Filing Date: 3 July 2002 (03.07.2002)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Date:  
09/902,587 12 July 2001 (12.07.2001) US
- (71) Applicant (for all designated States except US): ADVANCED MICRO DEVICES, INC. [US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).
- (72) Inventor; and
- (73) Inventors/Applicants (for US only): BESSER, Paul, R. [US/US]; 1087 Yorktown Drive, Sunnyvale, CA 94087 (US). NGO, Minh, Van [US/US]; 40986 Canyon Heights Drive, Fremont, CA 94539 (US). ZHAO, Larry [US/US]; 9110 Sommerland Way, Austin, TX 78749 (US).
- (81) Designated States (national): AB, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DB, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GR, GH, GM, HR, HU, ID, IL, IN, IS, JP, KR, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TI, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KR, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Published:

— without international search report and to be republished upon receipt of that report

*[Continued on next page]*

(54) Title: METHOD OF FORMING NITRIDE CAPPED CU LINES WITH REDUCED ELECTROMIGRATION ALONG THE CU/NITRIDE INTERFACE

**WO 03/007368 A2**



(57) Abstract: The electromigration resistance of nitride capped Cu lines is significantly improved by controlling the nitride deposition conditions to reduce the compressive stress of the deposited nitride layer (40), thereby reducing diffusion along the Cu-nitride interface. Embodiments include deposition a silicon nitride capping layer (40) on inlaid Cu (13A) at a reduced RF power, e.g., about 400 to about 500 watts and an increased spacing, e.g., about 680 to about 720 mils, to reduce the compressive stress of the deposited silicon nitride layer (40) to below about  $2 \times 10^7$  Pascals. Embodiments also include sequentially and contiguously treating the exposed planarized surface of in-laid Cu with a soft plasma containing  $NH_3$  diluted with  $N_2$ , ramping up the introduction of  $SiH_4$  and then initiating plasma enhanced chemical vapor deposition of a silicon nitride capping layer (40), while maintaining substantially the same pressure and  $N_2$  flow rate during plasma treatment,  $SiH_4$  ramp up and silicon nitride deposition. Embodiments also include Cu dual damascene structures formed in dielectric material having a dielectric constant ( $k$ ) less than about 3.9.

WO 03/007368 A2

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

**METHOD OF FORMING NITRIDE CAPPED CU LINES WITH REDUCED ELECTROMIGRATION ALONG THE CU/NITRIDE INTERFACE**

**Technical Field**

5       The present invention relates to copper (Cu) and/or Cu alloy metallization in semiconductor devices, particularly to a method for forming reliably capped Cu or Cu alloy interconnects, such as single and dual damascene structures formed in low dielectric constant materials. The present invention is particularly applicable to manufacturing high speed integrated circuits having submicron design features and high conductivity interconnects with improved electromigration resistance.

10      **Background Art**

The escalating requirements for high density and performance associated with ultra large scale integration semiconductor wiring require responsive changes in interconnection technology. Such escalating requirements have been found difficult to satisfy in terms of providing a low RxC (resistance x capacitance) interconnect pattern with electromigration resistance, particularly wherein submicron vias, contacts and trenches  
15      have high aspect ratios imposed by miniaturization.

Conventional semiconductor devices comprise a semiconductor substrate, typically doped monocrystalline silicon, and a plurality of sequentially formed interlayer dielectrics and conductive patterns. An integrated circuit is formed containing a plurality of conductive patterns comprising conductive lines separated by interwiring spacings, and a plurality of interconnect lines, such as bus lines, bit lines, word lines and logic  
20      interconnect lines. Typically, the conductive patterns on different layers, i.e., upper and lower layers, are electrically connected by a conductive plug filling a via hole, while a conductive plug filling a contact hole establishes electrical contact with an active region on a semiconductor substrate, such as a source/drain region. Conductive lines are formed in trenches which typically extend substantially horizontal with respect to the  
25      semiconductor substrate. Semiconductor "chips" comprising five or more levels of metallization are becoming more prevalent as device geometry's shrink to submicron levels.

A conductive plug filling a via hole is typically formed by depositing an interlayer dielectric on a conductive layer comprising at least one conductive pattern, forming an opening through the interlayer dielectric by conventional photolithographic and etching techniques, and filling the opening with a conductive material, such as tungsten (W). Excess conductive material on the surface of the interlayer dielectric is typically removed  
30      by chemical mechanical polishing (CMP). One such method is known as damascene and basically involves forming an opening in the interlayer dielectric and filling the opening with a metal. Dual damascene techniques involve forming an opening comprising a lower contact or via hole section in communication with an upper trench section, which opening is filled with a conductive material, typically a metal, to simultaneously form a conductive plug in electrical contact with a conductive line.

35      High performance microprocessor applications require rapid speed of semiconductor circuitry. The control speed of semiconductor circuitry varies inversely with the resistance and capacitance of the interconnection pattern. As integrated circuits become more complex and feature sizes and spacings become smaller, the integrated circuit speed becomes less dependent upon the transistor itself and more dependent upon the interconnection pattern. Miniaturization demands long interconnects having small contacts and small cross-sections. As the length of metal interconnects increases and cross-sectional areas and distances between  
40

interconnects decrease, the RxC delay caused by the interconnect wiring increases. If the interconnection node is routed over a considerable distance, e.g., hundreds of microns or more as in submicron technologies, the interconnection capacitance limits the circuit node capacitance loading and, hence, the circuit speed. As design rules are reduced to about 0.12 micron and below, the rejection rate due to integrated circuit speed delays significantly reduces production throughput and increases manufacturing costs. Moreover, as line widths decrease electrical conductivity and electromigration resistance become increasingly important.

Cu and Cu alloys have received considerable attention as a candidate for replacing Al in interconnect metallizations. Cu is relatively inexpensive, easy to process, and has a lower resistivity than Al. In addition, Cu has improved electrical properties vis-&-vis W, making Cu a desirable metal for use as a conductive plug as well as conductive wiring.

An approach to forming Cu plugs and wiring comprises the use of damascene structures employing CMP. However, due to Cu diffusion through interdielectric layer materials, such as silicon dioxide, Cu interconnect structures must be encapsulated by a diffusion barrier layer. Typical diffusion barrier metals include tantalum (Ta), tantalum nitride (TaN), titanium nitride (TiN), titanium (Ti), titanium-tungsten (TiW), tungsten (W), tungsten nitride (WN), Ti-TiN, titanium silicon nitride (TiSiN), tungsten silicon nitride (WSiN), tantalum silicon nitride (TaSiN) and silicon nitride for encapsulating Cu. The use of such barrier materials to encapsulate Cu is not limited to the interface between Cu and the dielectric interlayer, but includes interfaces with other metals as well.

There are additional problems attendant upon conventional Cu interconnect methodology employing a diffusion barrier layer (capping layer). For example, conventional practices comprise forming a damascene opening in an interlayer dielectric, depositing a barrier layer such as TaN, lining the opening and on the surface of the interlayer dielectric, filling the opening with Cu or a Cu alloy layer, CMP, and forming a capping layer on the exposed surface of the Cu or Cu alloy. It was found, however, that capping layers, such as silicon nitride, deposited by plasma enhanced chemical vapor deposition (PECVD), exhibit poor adhesion to the Cu or Cu alloy surface. Consequently, the capping layer is vulnerable to removal, as by peeling due to scratching or stresses resulting from subsequent deposition of layers. As a result, the Cu or Cu alloy is not entirely encapsulated and Cu diffusion occurs, thereby adversely affecting device performance and decreasing the electromigration resistance of the Cu or Cu alloy interconnect member.

In copending application Serial No. 09/497,850 filed on February 4, 2000 (Client Reference No. E0984; Firm Docket No. 52352-646), a method is disclosed comprising treating the surface of a Cu or Cu alloy layer with a plasma containing nitrogen (N<sub>2</sub>) and ammonia (NH<sub>3</sub>), followed by depositing the capping layer in the presence of N<sub>2</sub> in the same reaction chamber for improved adhesion of the capping layer to the Cu or Cu alloy interconnect. This technique has been effective in improving adhesion of the capping layer. However, after further experimentation and investigation, it was found that capped Cu or Cu alloy interconnects, as in damascene and dual damascene structures, exhibited poor electromigration resistance, particular in those cases wherein the exposed surface of the Cu or Cu alloy was treated with a plasma to remove a copper oxide surface film prior to deposition of the capping layer, e.g., silicon nitride. Such poor electromigration resistance adversely impacts device reliability and results in poor product yield.

In copending application Serial No. \_\_\_\_\_ filed on \_\_\_\_\_ (Client Reference No. G0069; Firm Docket No. 50432-168) a method of plasma treating an upper surface of inlaid Cu or Cu alloy metallization is disclosed using a relatively soft NH<sub>3</sub> plasma treatment heavily diluted with N<sub>2</sub>, ramping up the introduction of

silane ( $\text{SiH}_4$ ) and then initiating plasma enhanced chemical vapor deposition (PECVD) while maintaining the same pressure during plasma treatment,  $\text{SiH}_4$  ramp up and silicon nitride capping layer deposition, with an attendant significant improvement in electromigration resistance, within wafer uniformity and wafer-to-wafer uniformity.

5 As design rules extend deeper into the submicron range, the reliability of interconnect patterns becomes particularly critical. Therefore, the adhesion of capping layers to Cu interconnects and the accuracy of interconnects for vertical metallization levels require even greater reliability. In addition, as the design rules plunge deeper into the sub-micron regime, electromigration becomes increasingly problematic.

For example, in 0.13 micron Cu technology, vias typically exhibit a cross-sectional diameter about 0.15  
10 to about 0.18 micron. Typical Cu damascene technology is schematically illustrated in Fig. 6 and comprises a lower Cu level, illustrated by lower metal line M1, a silicon nitride capping layer thereon, an upper metal line M2 with a silicon nitride capping layer thereon. M1 and M2 are connected by via V1. The via process typically involves a via etch through an oxide layer and a nitride layer, stopping on the underlying Cu M1. An argon (Ar) pre-sputter etch is employed prior to barrier layer and Cu deposition.

15 Upon further experimentation and investigation of electromigration failures attendant upon interconnect technology in the sub-micron regime, it was found that the two critical interfaces for electromigration in Cu or Cu alloy damascene are the V1-M1 and V1-M2 interfaces. Electromigration testing of the V1-M1 interface was conducted by flowing electrons from M2 through V1 into M1 lines. Electromigration testing of the V1-M2 interface was conducted by flowing electrons in the opposite direction. In the case of the V1-M1 interface,  
20 electromigration voids are typically generated at the Cu/nitride interface at the via, as shown in Fig. 7. In the case of the V1-M2 interface, electromigration voids are also generated at the Cu-nitride interface but away from the via, as schematically illustrated in Fig. 8.

Observations from such experimentation led to the conclusion that the electromigration voids are generated at the Cu-nitride interface in both cases. Diffusion can proceed along the Cu-nitride interface, the Cu-barrier layer interface or by a grain boundary mechanism. In the Cu damascene technology illustrated in Figs. 6-8, the observations indicated that the diffusion along the Cu-nitride interface is the fastest diffusion path for electromigration failures.

Accordingly, there exists a continuing need for methodology enabling the formation of encapsulated Cu and Cu alloy interconnects for vertical metallization levels with greater accuracy, reliability and electromigration resistance. There exists a particular continuing need for methodology enabling the formation of capped Cu or Cu alloy lines, particularly in damascene structures, e.g., dual damascene structures formed in dielectric material having a low dielectric constant (k), with improved reliability and electromigration resistance along the Cu/capping layer interfaces.

#### Disclosure of the Invention

35 An advantage of the present invention is a method of manufacturing a semiconductor device having highly reliable capped Cu or Cu alloy interconnects.

Another advantage of the present invention is a method of manufacturing a semiconductor device comprising a silicon nitride capped Cu or Cu alloy interconnect member with improved electromigration resistance along the Cu or Cu alloy/silicon nitride capping layer interface.

Additional advantages and other features of the present invention will be set forth in the description which follows and, in part, will become apparent to those having ordinary skill in the art upon examination of the following or may be learned from the practice of the present invention. The advantages of the present invention may be realized and obtained as particularly pointed out in the appended claims.

5 According to the present invention, the foregoing and other advantages are achieved in part by a method of manufacturing a semiconductor device, the method comprising: introducing a wafer containing inlaid copper (Cu) or a Cu alloy into a chamber; treating an exposed surface of the Cu or Cu alloy to remove oxide therefrom; depositing a silicon nitride capping layer on the treated Cu or Cu alloy surface by plasma enhanced chemical vapor deposition (PECVD); and controlling conditions during PECVD such that the deposited silicon nitride 10 capping layer has a compressive stress no greater than about  $2 \times 10^7$  Pascals.

Embodiments of the present invention comprise controlling PECVD deposition conditions, such as the RF power at about 400 to about 500 watts and the spacing, between the wafer surface and the shower head through which the gases are ejected, at about 680 to about 720 mils achieving a deposition rate no greater than about 34 Å/sec.

15 Embodiments of the present invention further include a method of manufacturing a semiconductor device, the method comprising: the sequential steps: (a) introducing a wafer containing inlaid copper (Cu) or a Cu alloy into a chamber; (b) treating an exposed surface of the Cu or Cu alloy with a plasma containing ammonia (NH<sub>3</sub>) and nitrogen (N<sub>2</sub>) in the chamber at a pressure; (c) introducing silane (SiH<sub>4</sub>) into the chamber; and (d) 20 depositing a silicon nitride capping layer on the surface of the Cu or Cu alloy layer in the chamber at an RF power of about 400 to about 500 watts and a spacing of about 680 to about 720 mils, the method comprising conducting steps (c) and (d) while substantially maintaining the pressure used in step (b).

Embodiments of the present invention include plasma treating the exposed surface of inlaid Cu or a Cu alloy with a soft plasma comprising NH<sub>3</sub>, heavily diluted with N<sub>2</sub>, and maintaining the pressure, N<sub>2</sub> flow rate and NH<sub>3</sub> flow rate throughout steps (c) and (d). Embodiments of the present invention further include conducting 25 step (c) in two stages. During the first stage (c<sub>1</sub>), SiH<sub>4</sub> is introduced until a flow rate of about 70 to about 90 sccm is achieved, typically in about 2 to about 5 seconds, followed by stage (c<sub>2</sub>) during which the SiH<sub>4</sub> flow rate is increased to about 130 to about 170 sccm typically over a period of about 3 seconds to about 8 seconds. Subsequently, a suitable RF power is applied, as about 400 to about 500 watts, to implement PECVD of the silicon nitride capping layer, as at a thickness of about 450 Å to about 550 Å.

30 Embodiments of the present invention further include single and dual damascene techniques comprising forming an opening in an interlayer dielectric on a wafer, depositing an underlying diffusion barrier layer, such as Ta and/or TaN, lining the opening and on the interdielectric layer, depositing a seedlayer, depositing the Cu or a Cu alloy layer on the diffusion barrier layer filling the opening and over the interlayer dielectric, removing any portion of the Cu or Cu alloy layer beyond the opening by CMP, leaving an exposed surface oxidized, and conveying the wafer into the deposition chamber for processing in accordance with embodiments of the present invention by treating the exposed surface of the Cu or Cu alloy layer with a soft plasma employing a relatively low NH<sub>3</sub> flow rate and a relatively high N<sub>2</sub> flow rate, ramping up the introduction of SiH<sub>4</sub> and then depositing a silicon nitride capping layer on the treated surface.

Additional advantages of the present invention will become readily apparent to those skilled in this art 40 from the following detailed description, wherein embodiments of the present invention are described, simply by way of illustration of the best mode contemplated for carrying out the present invention. As will be realized, the

present invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the present invention. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.

Brief Description of Drawings

5 Figs. 1-4 schematically illustrate sequential phases of a method in accordance with an embodiment of the present invention.

Fig. 5 illustrates a process flow in accordance with an embodiment of the present invention.

Figs. 6-8 schematically illustrate a Cu damascene structure with electromigration voiding.

Description of the Invention

10 The present invention addresses and solves problems attendant upon forming capped Cu or Cu alloy interconnects, as with a capping layer of silicon nitride. Methodology in accordance with embodiments of the present invention enables a significant improvement in the adhesion of a capping layer such as silicon nitride, to a Cu or Cu alloy interconnect member, thereby preventing capping layer peeling and preventing copper diffusion. In addition, embodiments of the present invention significantly reduce hillock formation, significantly improve 15 electromigration resistance at the Cu/nitride interface, and significantly improve within wafer and wafer-to-wafer uniformity. As employed throughout this application, the symbol Cu is intended to encompass high purity elemental copper as well as Cu-based alloys, such as Cu alloys containing minor amounts of tantalum, indium, tin, zinc, manganese, titanium, magnesium, chromium, titanium, germanium, strontium, platinum, magnesium, aluminum or zirconium.

20 As design rules are scaled down into the deep submicron range, such as about 0.12 micron and under, the electromigration resistance of encapsulated Cu interconnect members becomes increasingly significant. It was found that conventional practices in forming a Cu interconnect member in a damascene opening, e.g., a dual damascene opening, result in the formation of a thin copper oxide surface film, believed to comprise a mixture of CuO and Cu<sub>2</sub>O formed during CMP. The thin copper oxide surface film layer is porous and brittle in nature. The presence of such a thin copper oxide surface film undesirably reduces the adhesion of a capping layer, such as 25 silicon nitride, to the underlying Cu and/or Cu alloy interconnect member. Consequently, cracks are generated at the Cu or Cu alloy/copper oxide interface, resulting in copper diffusion and increased electromigration as a result of such diffusion. The cracks occurring in the Cu or Cu alloy/copper oxide interface enhance surface diffusion, which is more rapid than grain boundary diffusion or lattice diffusion. The sequential and contiguous soft plasma treatment and deposition steps disclosed in copending application Serial No. \_\_\_\_\_ filed on \_\_\_\_\_ (Client Reference No. G0069; Firm Docket No. 50432-168), results in a significant improvement in electromigration 30 resistance and reduced hillock formation. The present invention constitutes a further refinement by significantly reducing electromigration failures and voiding at the Cu/nitride interface.

The present invention addresses and solves the electromigration problems of capped Cu lines in Cu 35 damascene structures, such as those illustrated in Figs. 6-8, wherein voiding occurs at the Cu/capping layer interface. Upon conducting further experimentation and investigation, it was postulated that such rapid electrodiffusion paths at the Cu/silicon nitride capping interface stemmed at least in part from the high compressive stress of the capping layer which provided a fast diffusion path.

In accordance with embodiments of the present invention, the electromigration resistance of the Cu lines is improved by reducing the diffusion path along the Cu/silicon nitride interface. Embodiments of the present invention comprise controlling one or more variables during PECVD of the silicon nitride capping layer, such that the silicon nitride layer is deposited at a reduced compressive state. The present invention further includes 5 controlling one or more variables during PECVD so that the silicon nitride capping layer is deposited at a higher density. The reduction in stress reduces stress-enhanced diffusion along the Cu-nitride interface and improves electromigration reliability of the Cu damascene interconnect structure.

Further investigations revealed that the compressive stress of a deposited silicon nitride capping layer is about  $8 \times 10^6$  Pascals. Embodiments of the present invention comprise controlling PECVD conditions so that the 10 silicon nitride capping layer is deposited at a reduced compressive stress no greater than about  $2 \times 10^7$  Pascals.

The objectives of the present invention can be achieved by, for example, reducing the RF power, as to about 400 to about 500 watts, e.g., about 450 watts, and/or increasing the spacing between the exposed surface and shower head through which the gases ejected to about 680 to about 720 mils, e.g., about 700 mils. Such deposition conditions were found to advantageously reduce the deposition rate, as to a rate no greater than about 15  $34\text{\AA/sec.}$ , by enabling stronger silicon-nitrogen bonding and increased density, as at a density of about 2.67 to about  $2.77 \text{ g/cm}^3$ , as well as reduced stress. Given the disclosed objectives and guidance of the present disclosure, optimum PECVD conditions can be determined in the particular situation. For example, suitable PECVD conditions were found to include a SiH<sub>4</sub> flow rate of about 130 to about 170 sccm, e.g., about 150 sccm, a NH<sub>3</sub> flow rate of about 250 to about 310 sccm, e.g., about 280 sccm, a N<sub>2</sub> flow rate of about 8,000 to about 20 9,200 sccm, e.g., about 8,600 sccm, an RF power of about 400 to about 500 watts, e.g., about 450 watts, a spacing of about 680 to about 720 mils, e.g., about 700 mils, to achieve a deposition rate no greater than about  $34\text{\AA/sec.}$

Embodiments of the present invention include reducing an oxide film on the exposed surface of inlaid Cu prior to depositing the silicon nitride capping layer in accordance with the inventive method disclosed herein. Such pretreatments can include the use of a plasma containing N<sub>2</sub> and NH<sub>3</sub>, and the sequential, contiguous plasma 25 treatment and deposition technique disclosed in copending application Serial No. \_\_\_\_\_ filed on \_\_\_\_\_ (Client reference No. G0069; Firm Docket No. 50432-168).

Embodiments of the present invention include a process flow comprising sequential, contiguous plasma treatment and deposition steps while minimizing the plasma treatment time and power but ensuring complete copper oxide reduction. In accordance with embodiments of the present invention, the N<sub>2</sub> and NH<sub>3</sub> flow rate, as 30 well as the pressure, is maintained at an essentially steady state throughout the process flow, including plasma treatment and silicon nitride capping layer deposition. Embodiments of the present invention comprise treating the surface of the in-laid Cu with a soft NH<sub>3</sub> plasma employing a relatively low NH<sub>3</sub> flow rate and a relatively high N<sub>2</sub> flow rate, which NH<sub>3</sub> and N<sub>2</sub> flow rates.

In accordance with embodiments of the present invention, a wafer containing in-laid Cu having an 35 exposed surface with a copper oxide film believed to be generated by CMP is introduced into a deposition chamber. A N<sub>2</sub> flow rate of about 8,000 to about 9,200 sccm, e.g., 8,600 sccm, and an NH<sub>3</sub> flow rate of about 210 to about 310 sccm, e.g., about 260 sccm, is established. A pressure of about 3 to about 5 Torr and temperature of about 300°C to about 400°C are also established. A plasma is then initiated, as after about 10 to about 15 seconds, typically about 15 seconds, by applying an RF power of about 50 watts to about 200 watts, and 40 the exposed surface of the in-laid Cu is treated with a soft NH<sub>3</sub> plasma to reduce the copper oxide film, typically for about 5 to about 40 seconds, e.g., about 5 to about 25 seconds.

The present invention addresses and solves the problem of surface contamination and surface reaction of inlaid Cu metallization after plasma treatment, as with an NH<sub>3</sub>-containing plasma, thereby significantly improving the integrity of the interface between the Cu interconnect and capping layer, e.g., silicon nitride capping layer. Moreover, the present invention significantly reduces the formation of hillocks, thereby further reducing electromigration failures, and significantly improves within wafer and wafer-to-wafer uniformity. The present invention further reduces electromigration at the Cu/silicon nitride interface by providing methodology enabling a significant reduction in the compressive stress of the as deposited silicon nitride capping layer. Accordingly, the present invention enables a significant increase in device reliability, particularly in the submicron regime.

In accordance with embodiments of the present invention, SiH<sub>4</sub> is slowly introduced into the chamber, after soft plasma treatment of the Cu surface to remove copper oxide, while substantially maintaining the pressure, N<sub>2</sub> flow rate and NH<sub>3</sub> flow rate. The SiH<sub>4</sub> flow rate is ramped up to a suitable deposition flow rate, as in a plurality of stages. For example, SiH<sub>4</sub> can be introduced during a first stage until a flow rate of about 70 to about 90 sccm is achieved, typically over a period of about 2 to about 5 seconds, and subsequently ramped up to a suitable deposition flow rate of about 130 to about 170 sccm, typically over a period of about 3 to about 8 seconds. Deposition of the silicon nitride capping layer is then initiated by striking a plasma at a reduced RF power of about 400 to about 500 watts, e.g., about 450 watts, while maintaining an increased spacing to a distance of about 680 to 720 mils, e.g., about 700 mils, thereby enabling the deposition of the silicon nitride capping layer at a significantly reduced compressive stress of no greater than about  $2 \times 10^7$  Pascals. Typical NH<sub>3</sub> and N<sub>2</sub> flow rates for silicon nitride deposition include about 250 to about 310 sccm and about 8,000 to about 9,200 sccm, respectively.

The mechanism underpinning the significant reduction in electromigration along the Cu/silicon nitride capping layer interface is not known with certainty. However, it is believed that by reducing the compressive stress of the as deposited silicon nitride layer and by improving the silicon-nitrogen bonding, the diffusion along the Cu/silicon nitride interface is significantly reduced along with void formation and electromigration failures. In addition, it is believed that maintaining substantially the same NH<sub>3</sub> and N<sub>2</sub> flow rates and pressure throughout the process flow, i.e., throughout plasma treatment and silicon nitride capping layer deposition, enables utilizing steady state conditions while minimizing the time and power at which the unconstrained Cu interconnect is exposed to elevated temperatures. In addition, the soft plasma treatment employing a high N<sub>2</sub> flow rate and low NH<sub>3</sub> flow rate avoids sensitizing the clean Cu surface, thereby reducing its reactivity. Moreover, the slow introduction of SiH<sub>4</sub> avoids a sudden assault of the Cu surface with a violent surge of reactant species, thereby further preventing reactions which adversely impact electromigration.

A process flow of an embodiment in accordance with the present invention is schematically illustrated in Fig. 5 wherein point 0 represents the time at which the wafer containing inlaid Cu metallization is introduced into a chamber or initiation of step (a), which proceeds until point 1. During step (a), N<sub>2</sub> is introduced to a flow rate of about 8,000 to about 9,200 sccm, e.g., 8,600 sccm, and NH<sub>3</sub> is introduced to a flow rate of about 210 to about 310 sccm, e.g., about 260 sccm. The deposition chamber is started and maintained at about 400°, while the pressure is elevated to a suitable treatment pressure.

During step (b) between points 1 and 2, the wafer temperature reached about 300° to about 400°C, the pressure elevated to about 3 to about 5 Torr and a plasma initiated, as at an RF power of about 50 to about 200

watts. During step (b), the exposed Cu surface containing an oxide film is treated with a soft plasma containing NH<sub>3</sub> for about 5 to about 40 seconds, e.g., about 25 seconds, resulting in a clean sensitized Cu surface.

After soft plasma treatment, and while maintaining the NH<sub>3</sub> and N<sub>2</sub> flow rates, and while maintaining the pressure, step (c) is implemented, typically in two stages (c<sub>1</sub>) and (c<sub>2</sub>) by ramping up the flow of SiH<sub>4</sub> as illustrated by line 50. During stage (c<sub>1</sub>), SiH<sub>4</sub> is ramped up to an intermediate flow rate of about 70 to about 90 sccm, e.g., about 80 sccm, typically over a period of about 2 to about 5 seconds, e.g., about 3 seconds, while pressure and temperature are maintained. During stage (c<sub>2</sub>), the SiH<sub>4</sub> flow rate is increased to about 130 to about 170 sccm, e.g., about 150 sccm, typically over a period of about 3 to about 8 seconds, e.g., about 5 seconds. The spacing is set at about 680 to about 720 mils, e.g., about 700 mils. At this point, step (d) is implemented by applying an RF power of about 400 to about 500 watts, e.g., about 450 watts, to generate a plasma and deposit a silicon nitride capping layer, typically over a period of about 10 seconds to about 18 seconds, e.g., about 14.7 seconds, as at a deposition rate no greater than about 34Å/sec. to a thickness of about 450Å to about 550Å. The resulting silicon nitride capped Cu interconnect exhibits significantly enhanced electromigration resistance vis-à-vis those produced by prior practices.

Improved electromigration resistance of capped Cu interconnects formed in accordance with embodiments of the present invention was confirmed by lognormal sigma measurements. Lognormal sigma is a measure of spread in electromigration (EM) data (failure times). Higher sigma leads to a lower projected EM lifetime at use conditions. The product EM lifetime is calculated by the following eqn: Lifetime = T50% exp(-N sigma) where T50% is Median time to fail (MTTF) and N = 6 for 10.1% failure rate and product factor of about 10<sup>6</sup>. Therefore, higher values of sigma could cause a significant degradation in projected lifetime due to the exponential dependence. The inventive process flow disclosed herein not only improves T50% but also give a tight sigma, which leads to higher projected DM lifetime.

Cu interconnects formed in accordance with embodiments of the present invention can be, but are not limited to, interconnects formed by damascene technology. Thus, embodiments of the present invention include forming an interlayer dielectric overlying a substrate, forming an opening, e.g., a damascene opening, in the interlayer dielectric, depositing a diffusion barrier layer, such as Ta and/or TaN, and filling the opening with Cu. Advantageously, the opening in the interlayer dielectric can be filled by initially depositing a seed layer and then electroplating or electrolessly plating the Cu. Typical seedlayers include Cu alloys containing magnesium, aluminum, zinc, zirconium, tin, nickel, palladium, silver or gold in a suitable amount, e.g., about 0.3 to about 12 at %. CMP is then performed such that the upper surface of the inlaid Cu is substantially coplanar with the upper surface of the interlayer dielectric. As a result of CMP, a thin film of copper oxide is typically formed. The exposed oxidized surface of the Cu is then processed in accordance with an embodiment of the present invention, thereby substantially eliminating or significantly reducing surface contamination and surface reaction and, hence, significantly reducing electromigration failures.

In accordance with embodiments of the present invention, the damascene opening can also be filled with Cu by PVD at a temperature of about 50°C to about 150°C or by CVD at a temperature under about 200°C. In various embodiments of the present invention, conventional substrates and interlayer dielectrics, can be employed. For example, the substrate can be doped monocrystalline silicon or gallium-arsenide. The interlayer dielectric employed in the present invention can comprise any dielectric material conventionally employed in the manufacture of semiconductor devices. For example, dielectric materials such as silicon dioxide, phosphorous-doped silicate-glass (PSG), boron-and phosphorus doped silicate glass (BPSG), and silicon dioxide derived from

tetraethylorthosilicate (TEOS) or silane by PECVD can be employed. The openings formed in dielectric layers are effected by conventional photolithographic and etching techniques.

Advantageously, dielectric materials for use as interlayer dielectrics in accordance with embodiments of the present invention can comprise dielectric materials with lower values of permittivity and those mentioned above, in order to reduce interconnect capacitance. The expression "low-k" material has evolved characterized materials with a dielectric constant less than about 3.9, e.g., about 3.5 or less. The value of a dielectric constant expressed herein is based upon the value of (1) for a vacuum.

A wide variety of low-k materials can be employed in accordance with embodiments of the present invention, both organic and inorganic. Suitable organic materials include various polyimides and BCB. Other suitable low-k dielectrics include poly(arylene)ethers, poly(arylcne)ether azoles, parylene-N, polyimides, polynaphthalene-N, polyphenylquinoxalines (PPQ), polyphenyleneoxide, polyethylene and polypropylene. Other low-k materials suitable for use in embodiments of the present invention include FO<sub>x</sub>™ (HSQ-based), XLK™ (HSQ-based), and porous SILK™, an aromatic hydrocarbon polymer (each available from Dow Chemical Co., Midland, MI); Coral™, a carbon-doped silicon oxide (available from Novellus Systems, San Jose, CA); silicon-carbon-oxygen-hydrogen (SICOH) organic dielectrics, Black-Diamond™ dielectrics, Flare™, an organic polymer, HOSP™, a hybrid sioloxane-organic polymer, and Nanoglass™, a nanoporous silica (each available from Honeywell Electronic Materials) and halogen-doped (e.g., fluorine-doped) silicon dioxide derived from tetraethyl orthosilicate (TEOS) and fluorine-doped silicate glass (PSG).

An embodiment of the present invention is schematically illustrated in Figs. 1-4, wherein similar reference numerals denote similar elements or features. Referring to Fig. 1, damascene opening 11, such as a contact or via hole, is formed in dielectric layer 10, e.g., a low-k material. It should be understood that opening 11 can also be formed as a dual damascene opening comprising a contact or via hole section in communication with a trench section. A barrier layer 12 is deposited, such as Ta and/or TaN, and Cu layer 13 is then deposited. Upon electroplating or electroless plating layer 13, a seed layer (not shown) is deposited on barrier layer 12.

Referring to Fig. 2, the portions of the Cu alloy layer 13 extending beyond opening 11 are removed, as by CMP. As a result, a thin film of copper oxide 20 is formed on the exposed surface of the Cu interconnect member 13A. The wafer containing the Cu metallization is then introduced into deposition chamber and processed in accordance with embodiments of the present invention.

Referring to Fig. 3, in accordance with embodiments of the present invention, the exposed surface of the Cu interconnect member 13A having a thin copper oxide film 20 thereon is treated with a soft plasma at a relatively low NH<sub>3</sub> flow rate and a relatively high N<sub>2</sub> flow rate to remove or substantially reduce the thin copper oxide film 20 leaving a clean, sensitized and highly reactive Cu surface 30. At this point, while maintaining the pressure and NH<sub>3</sub> and N<sub>2</sub> flow rates, step (c) is initiated by ramping up the flow rate of SiH<sub>4</sub> in stages (c<sub>1</sub>) and (c<sub>2</sub>).

As shown in Fig. 4, subsequent to step (c), a plasma is generated at an RF power of about 450 watts while maintaining a spacing of about 700 mils, and silicon nitride capping layer 40 is deposited on the cleaned exposed surface 30 of Cu interconnect 13A having a reduced compressive stress of no greater than about 2 x 10<sup>7</sup> Pascals and a density of about 2.67 to about 2.77 g/cm<sup>3</sup>. Another interlayer dielectric 41 is then deposited, such as a low-k material. In this way, a plurality of interlayer dielectrics and metallization patterns are built up on a semiconductor substrate and various interconnects are formed.

Advantageously, the inventive methodology enables a reduction electromigration failures stemming from diffusion along the Cu/silicon nitride interface by providing methodology enabling the deposition of a silicon nitride layer having a significantly reduced compressive stress and increased density. In addition, in accordance with embodiments of the present invention, the amount of time and power during which the unconstrained in-laid Cu is exposed, thereby significantly reducing hillock formation and, hence, electromigration failures. Moreover, the interface between the Cu interconnect and silicon nitride capping layer is substantially free of contamination and reaction products which would otherwise adversely affect adhesion therebetween, and adversely impact electromigration resistance, thereby improving the accuracy and reliability of interconnects for subsequent metallization levels and reducing electromigration failures.

The present invention enables the formation of extremely reliable capped Cu and/or Cu alloy interconnect members by significantly reducing electromigration failures stemming from diffusion along the Cu/silicon nitride interface. In addition, the inventive methodology significantly reduces surface-contamination and reaction products at the interface between a plasma treated copper surface and silicon nitride capping layer deposited thereon, thereby enhancing the adhesion of the capping layer and reducing electromigration failures. In addition, the present invention enables a significant reduction in hillock formation and, hence, a significant increase in electromigration resistance. Consequently, the present invention advantageously reduces capping layer peeling, reduces copper diffusion, enhances electromigration resistance, improves device reliability, improves within wafer and wafer-to-wafer uniformity, increases production throughput and reduces manufacturing costs.

The present invention enjoys industrial applicability in the formation of various types of inlaid Cu metallization interconnection patterns. The present invention is particularly applicable to manufacturing semiconductor devices having submicron features and high aspect ratio openings.

In the previous description, numerous specific details are set forth, such as specific materials, structures, chemicals, processes, etc., to provide a better understanding of the present invention. However, the present invention can be practiced without resorting to the details specifically set forth. In other instances, well known processing and materials have not been described in detail in order not to unnecessarily obscure the present invention.

Only the preferred embodiment of the present invention and but a few examples of its versatility are shown and described in the present invention. It is to be understood that the present invention is capable of use in various other combinations and environments and is capable of changes or modifications within the scope of the inventive concept as expressed herein.

35

40

What is Claimed:

1. A method of manufacturing a semiconductor device, the method comprising:  
introducing a wafer containing inlaid copper (Cu) or a Cu (13A) alloy into a chamber;  
treating an exposed surface of the Cu or Cu alloy to remove oxides therefrom;  
5 depositing a silicon nitride capping layer (40) on the treated Cu or Cu alloy surface (30) by plasma enhanced chemical vapor deposition (PECVD); and  
controlling conditions during PECVD such that the deposited silicon nitride capping layer (40) has a compressive stress no greater than about  $2 \times 10^7$  Pascals.
- 10 2. The method according to claim 1, comprising controlling conditions during PECVD, such that the deposited silicon nitride layer (40) has a density of about 2.67 to about 2.77 g/cm<sup>3</sup>.
- 15 3. The method according to claim 1, comprising treating the exposed Cu or Cu alloy surface with a plasma containing NH<sub>3</sub> and N<sub>2</sub> to remove the oxide therefrom, and depositing the silicon nitride layer at an RF power of about 400 to about 500 watts, a spacing of about 680 to about 720 mils and a deposition rate no greater than about 34Å/sec.
- 20 4. The method according to claim 3, comprising depositing the silicon nitride layer (40) at:  
a silane (SiH<sub>4</sub>) flow rate of about 130 to about 170 sccm;  
an ammonia (NH<sub>3</sub>) flow rate of about 250 to about 310 sccm; and  
a nitrogen (N<sub>2</sub>) flow rate of about 8,000 to about 9,000 sccm
- 25 5. The method according to claim 1, wherein  
the wafer contains a dual damascene structure comprising a Cu or Cu alloy line in contact with an underlying Cu or Cu alloy via formed in a dielectric layer; and  
the dielectric layer comprises a material having a dielectric constant less than about 3.9.
- 30 6. The method according to claim 8, comprising the sequential steps:  
(a) introducing the wafer into a chamber;  
(b) treating the exposed surface of the Cu or Cu alloy with a plasma containing NH<sub>3</sub> and N<sub>2</sub> in the chamber at a pressure;
- 35 7. The method according to claim 10, wherein:  
step (a) further comprises:  
generating a N<sub>2</sub> flow rate of about 8,000 to about 9,000 sccm;

generating an NH<sub>3</sub> flow rate of about 210 to about 310 sccm;

elevating the temperature to about 300°C; and

elevating the pressure to about 3 to about 5 Torr; and

5 step (b) comprises treating the surface of the Cu or Cu alloy with the plasma containing NH<sub>3</sub> at an RF power of about 50 to about 200 watts and a temperature of about 300°C to about 400°C; and

step (c) comprises the sequential stages:

(c<sub>1</sub>) introducing SiH<sub>4</sub> at a flow rate of about 70 to about 90 sccm; and

(c<sub>2</sub>) increasing the flow rate of silane to about 130 to about 170 sccm before initiating deposition of the silicon nitride capping layer (40);

10 8. A method of manufacturing a semiconductor device, the method comprising the following sequential steps:

(a) introducing a wafer containing a copper (Cu) or Cu alloy interconnect into a deposition chamber, introducing nitrogen (N<sub>2</sub>) at a flow rate of about 8,000 to about 9,200 sccm, introducing ammonia (NH<sub>3</sub>) at a flow rate of about 210 to about 310 sccm, elevating the temperature and elevating the pressure;

15 (b) generating a plasma at a RF power of about 50 to about 200 watts, pressure of about 3 to about 5 Torr and temperature of about 300°C to about 400°C, and treating an exposed surface of the Cu or Cu alloy interconnect with a plasma containing NH<sub>3</sub> and N<sub>2</sub>;

(c) gradually introducing silane (SiH<sub>4</sub>) into the deposition chamber, while maintaining the pressure at about 3 to about 5 Torr, in the following sequential stages:



20 (c<sub>1</sub>) introducing (SiH<sub>4</sub>) at a flow rate of about 70 to about 90 sccm; and  
(c<sub>2</sub>) increasing the flow rate of SiH<sub>4</sub> to about 130 to about 170 sccm; and

(f) generating a plasma at an RF power of about 400 to about 500 watts and depositing a layer of silicon nitride (40) on the Cu or Cu alloy surface (30) in the deposition chamber at a spacing of about 680 to about 720 mils while maintaining the pressure at about 3 to about 5 Torr, wherein the deposited silicon nitride layer has a compressive stress no greater than about 2 x 10<sup>7</sup> Pascals and a density of about 2.67 to about 2.77 g/cm<sup>3</sup>.



9. The method according to claim 8, comprising conducting steps (c) and (d) while maintaining the N<sub>2</sub> flow rate at about 8,000 to about 9,200 sccm and while maintaining the NH<sub>3</sub> flow rate at about 250 to about 310 sccm, and silicon nitride layer (40) at a deposition rate of no greater than about 34 Å/sec.

30 10. The method according to claim 9, wherein the wafer comprises a dual damascene structure comprising a Cu or Cu alloy line in contact with an underlying Cu or Cu alloy via formed in a dielectric layer, comprising a dielectric material having a dielectric constant less than about 3.9.

1/3

**FIG. 1****FIG. 2**

2/3

**FIG. 3****FIG. 4**

3/3

FIG. 5





FIG. 6

FIG. 7




FIG. 8

